Nanotechnology 2011, 22:355501.CrossRef 8. Hsu C-M, Connor ST, Tang MX, Cui Y: Wafer-scale selleck silicon nanopillars and nanocones by langmuir-blodgett assembly and etching. Appl Phys Lett 2008, 93:133109.CrossRef 9. Peng K, Hu J, Yan Y, Wu Y, Fang H, Xu Y, Lee SST, Zhu J: Fabrication of single-crystalline silicon nanowires by scratching a silicon surface with catalytic metal particles. Adv Func Mater 2006, 16:387–394.CrossRef 10. Wagner CB-5083 nmr RS, Ellis WC: Vapor–liquid–solid mechanism of single crystal growth. Appl Phys Lett 1964,4(5):89–90.CrossRef

11. Hoffman S, Ducati C, Neill RJ, Piscanec S, Ferrari AC, Geng J, Dunin-Borkowski RE, Robertson J: Gold catalyzed growth of silicon nanowires by plasma enhanced chemical vapour deposition. J Appl Phys 2003,94(9):6005–6012.CrossRef 12. Chia ACE, LaPierre RR: Contact planarization of ensemble nanowires. Nanotechnology 2011, 22:245304.CrossRef 13. Chakrapani V, Rusli F, Filler MA, Kohl PA: Silicon nanowire anode: improved battery life with capacity-limited cycling. J Power Sources 2012, 205:433–438.CrossRef 14. Xie X, Zeng X, Yang P, Wang C, Wang Q: In situ formation of indium catalysts to synthesize crystalline silicon nanowires on flexible stainless steel substrates by PECVD. J Cryst Growth 2012, 347:7–10.CrossRef 15. Muller CM, Mornaghini FCF, Spolenak R: Ordered arrays of faceted gold nanoparticles obtained by dewetting and

nanosphere lithography. Nanotechnology 2008, Farnesyltransferase 19:485306.CrossRef 16. Kayes BM, Filler MA, Putnam MC, Kelzenberg MD, Lewis NS,

selleck screening library Atwater HA: Growth of vertically aligned Si wire arrays over large areas with Au and Cu catalysts. Appl Phys Lett 2007, 91:103110.CrossRef 17. Kendrick CE, Yoon HP, Yuwen YA, Barber GD, Shen H, Mallouk TE, Dickey EC, Mayer TS, Redwing JM: Radial junction silicon wire array solar cells fabricated by gold-catalyzed vapor–liquid–solid growth. Appl Phys Lett 2010, 97:143108.CrossRef 18. Shimizu T, Xie T, Nishikawa J, Shingubara S, Senz S, Gösele U: Synthesis of vertical high-density epitaxial Si(100) nanowire arrays on a Si(100) substrate using an anodic aluminum oxide template. Adv Mater 2007, 19:917–920.CrossRef 19. Buttard D, David T, Gentile P, Den Hertog M, Baron T, Ferret P, Rouvière JL: A new architecture for self-organized silicon nanowire growth integrated on a <100> silicon substrate. Phys Stat Sol (a) 2008,205(7):1606–1614.CrossRef 20. Masuda H, Satoh M: Fabrication of gold nanodot array using anodic porous alumina as an evaporation mask. Jpn J Appl Phys 1996, 35:L126-L129.CrossRef 21. Kustandi TS, Loh WW, Gao H, Low HY: Wafer-scale near-perfect ordered porous alumina on substrates by step and ash imprint lithography. ACS Nano 2010,4(5):2561–2568.CrossRef 22. Lew K-K, Redwing JM: Growth characteristic of silicon nanowires synthesized by vapour-liquid–solid growth in nanoporous alumina templates. J Cryst Growth 2003, 254:14–22.